

# ELECTRICAL ENGINEERING

## ANALOG ELECTRONICS



Comprehensive Theory  
*with Solved Examples and Practice Questions*





### **MADE EASY Publications Pvt. Ltd.**

**Corporate Office:** 44-A/4, Kalu Sarai (Near Hauz Khas Metro Station), New Delhi-110016 | **Ph. :** 9021300500

**Email :** infomep@madeeasy.in | **Web :** www.madeeasypublications.org

## **Analog Electronics**

Copyright © by MADE EASY Publications Pvt. Ltd.  
All rights are reserved. No part of this publication may be reproduced, stored in or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photo-copying, recording or otherwise), without the prior written permission of the above mentioned publisher of this book.



**MADE EASY Publications Pvt. Ltd.** has taken due care in collecting the data and providing the solutions, before publishing this book. In spite of this, if any inaccuracy or printing error occurs then **MADE EASY Publications Pvt. Ltd.** owes no responsibility. We will be grateful if you could point out any such error. Your suggestions will be appreciated.

## **EDITIONS**

- First Edition : 2015
- Second Edition : 2016
- Third Edition : 2017
- Fourth Edition : 2018
- Fifth Edition : 2019
- Sixth Edition : 2020
- Seventh Edition : 2021
- Eighth Edition : 2022
- Ninth Edition : 2023
- Tenth Edition : 2024**

# CONTENTS

## Analog Electronics

### CHAPTER 1

#### Semiconductor Physics..... 1-16

1.1	Conductor, Semiconductor and Insulator .....	3
1.2	The Mass-Action Law.....	7
1.3	Charge Neutrality Equation .....	8
1.4	Drift Current.....	9
1.5	Current Density (J).....	9
1.6	Diffusion Current.....	11
1.7	Einstein Relation.....	12
1.8	Potential Variation in a Open Circuit Semiconductor Bar.....	13
	<i>Objective Brain Teasers</i> .....	13
	<i>Conventional Brain Teasers</i> .....	15

### CHAPTER 2

#### Semiconductor Diode ..... 17-35

2.1	Representation for n-Type and p-Type Semiconductors.....	17
2.2	p-n Junction Theory.....	17
2.3	Forward-Bias Condition ( $V_D > 0\text{ V}$ ) .....	19
2.4	Reverse-Bias Condition ( $V_D < 0\text{ V}$ ) .....	20
2.5	Expression for Diode Current .....	21
2.6	The Ideal Diode.....	22
2.7	The Contact Potential.....	23
2.8	Step Graded Diode or Abrupt pn-Junction Diode ....	25
2.9	Space-Charge, or Transition, Capacitance $C_T$ .....	25
2.10	Diffusion Capacitance or Storage Capacitance.....	28
2.11	Phenomenon of Breakdown.....	28
2.12	Zener Diodes .....	29
2.13	Junction Diode Switching Time.....	30
	<i>Objective Brain Teasers</i> .....	32
	<i>Conventional Brain Teasers</i> .....	34

### CHAPTER 3

#### Field Effect Transistors ..... 36-58

3.1	FET Vs. BJT.....	36
3.2	Construction of JFETs.....	37
3.3	MOSFETS.....	44
3.4	Enhancement Type MOSFET.....	47
3.5	The p-Channel MOSFET.....	51
	<i>Objective Brain Teasers</i> .....	55
	<i>Conventional Brain Teasers</i> .....	56

### CHAPTER 4

#### Diode Circuits ..... 59-130

4.1	Introduction.....	59
4.2	Diode Circuits : DC Analysis and Models.....	59
4.3	Diode Logic Gates.....	65
4.4	Diode Equivalent Circuits.....	67
4.5	DC Power Supply .....	69
4.6	Rectifier.....	70
4.7	Half-Wave Rectifier .....	71
4.8	Centre-Tapped Full-Wave Rectifier .....	79
4.9	Bridge Rectifier .....	85
4.10	Comparison of Rectifier Circuits with Resistive Load.....	89
4.11	Filter.....	89
4.12	Inductor Filter.....	89
4.13	Capacitor Filter.....	91
4.14	LC Filter (L-Section Filter).....	93
4.15	CLC Filter (II-Section Filter).....	97
4.16	Voltage Regulators .....	98
4.17	Zener Diode Shunt Regulator .....	99
4.18	Op-Amp Controlled Series Regulator.....	100

4.19	Transistorized Series Regulator.....	101
4.20	Fixed Voltage IC Regulators.....	103
4.21	Wave Shaping .....	105
4.22	Clipper .....	105
4.23	Linear Wave Shaping .....	111
4.24	Clamper .....	117
4.25	Voltage Multiplier .....	121
	<i>Objective Brain Teasers</i> .....	123
	<i>Conventional Brain Teasers</i> .....	127

## CHAPTER 5

### Bipolar Junction Transistors-Characteristics and Biasing..... 131-149

5.1	Introduction.....	131
5.2	Transistors Current Components .....	133
5.3	Early Effect.....	137
5.4	BJT Configuration .....	138
5.5	The Common Base Configuration.....	139
5.6	The Common-Emitter Configuration.....	142
5.7	The Common-Collector Configuration .....	143
	<i>Objective Brain Teasers</i> .....	144
	<i>Conventional Brain Teasers</i> .....	147

## CHAPTER 6

### Transistor Biasing and Thermal Stabilization ..... 150-180

6.1	Introduction.....	150
6.2	The Operating Point.....	150
6.3	Instability in Collector Current.....	152
6.4	BJT Biasing.....	155
6.5	Fixed Bias Circuit .....	155
6.6	Collector to Base Bias Circuit .....	156
6.7	Self-Bias, Emitter Bias, or Voltage-Divider Bias.....	157
6.8	Bias Compensation .....	161
6.9	Thermal Runaway .....	163
6.10	BJT Biasing in Integrated Circuits (ICS).....	167

6.11	Constant Current Source (Basic Current Mirror) .....	167
6.12	Widlar Current Source .....	169
6.13	Current Repeaters.....	171
6.14	Wilson Current Source .....	173
	<i>Objective Brain Teasers</i> .....	174
	<i>Conventional Brain Teasers</i> .....	177

## CHAPTER 7

### BJT as an Amplifier ..... 181-219

7.1	Introduction.....	181
7.2	Graphical Analysis of BJT Amplifier .....	181
7.3	Transistor Hybrid Model .....	183
7.4	Analysis of Transistor Amplifier Circuit using H-Parameters.....	184
7.5	Small Signal Hybrid- $\pi$ Equivalent Circuit of BJT ....	189
7.6	Hybrid- $\pi$ -Equivalent Circuit, by Considering Early Effect.....	191
7.7	Basic Transistor Amplifier Configurations .....	192
7.8	Common-Emitter Amplifiers.....	193
7.9	Common-Collector (Emitter-Follower) Amplifier...	200
7.10	Common-Base Amplifier .....	204
7.11	Multistage Amplifiers .....	206
	<i>Objective Brain Teasers</i> .....	210
	<i>Conventional Brain Teasers</i> .....	214

## CHAPTER 8

### Basic FET Amplifiers ..... 220-240

8.1	Introduction.....	220
8.2	The Common-Source Amplifier .....	220
8.3	Common-Drain (Source Follower) Amplifier .....	226
8.4	The Common-Gate Configuration.....	229
	<i>Objective Brain Teasers</i> .....	235
	<i>Conventional Brain Teasers</i> .....	238

**CHAPTER 9****Frequency Response ..... 241-269**

- 9.1 Introduction ..... 241
- 9.2 Amplifier Frequency Response ..... 241
- 9.3 Miller's Theorem ..... 247
- 9.4 Frequency Response : BJT ..... 249
- 9.5 High Frequency Response of Common-Emitter  
and Common-Source Circuits ..... 253
- 9.6 High Frequency Response of Common-Base ..... 257
- 9.7 High Frequency Response of Emitter ..... 260
- Objective Brain Teasers* ..... 263
- Conventional Brain Teasers* ..... 265

**CHAPTER 10****Differential Amplifiers ..... 270-282**

- 10.1 Introduction ..... 270
- 10.2 The Differential Amplifier ..... 270
- 10.3 Basic BJT Differential Amplifier ..... 271
- 10.4 FET Differential Amplifiers ..... 276
- 10.5 Constant Current-Bias ..... 277
- 10.6 Level Translator ..... 279
- Objective Brain Teasers* ..... 281

**CHAPTER 11****Feedback Amplifiers ..... 283-302**

- 11.1 Introduction ..... 283
- 11.2 Basic Feedback Concepts ..... 283
- 11.3 General Block Diagram of Feedback Amplifier ..... 287
- 11.4 Four Basic Feedback Topologies ..... 289
- 11.5 Series-Shunt Configuration ..... 290
- 11.6 Shunt-Series Configuration ..... 292
- 11.7 Series-Series Configuration ..... 294
- 11.8 Shunt-Shunt Configuration ..... 294
- 11.9 Summary of Results ..... 295
- Objective Brain Teasers* ..... 298
- Conventional Brain Teasers* ..... 301

**CHAPTER 12****Operational Amplifier ..... 303-344**

- 12.1 Introduction ..... 303
- 12.2 Block Diagram Representation of  
a Typical Op-Amp ..... 303
- 12.3 Schematic Symbol ..... 304
- 12.4 Operational Amplifier Characteristics ..... 304
- 12.5 DC Characteristics ..... 305
- 12.6 AC Characteristics ..... 307
- 12.7 Characteristics of Ideal Op-Amp ..... 310
- 12.8 Ideal Voltage Transfer Curve ..... 310
- 12.9 Inverting Amplifier ..... 311
- 12.10 Summing Amplifier ..... 316
- 12.11 Non-Inverting Amplifier ..... 318
- 12.12 Voltage Follower ..... 320
- 12.13 Current-to-Voltage Converter ..... 321
- 12.14 Voltage-to-Current Converter ..... 321
- 12.15 Differential Amplifier ..... 322
- 12.16 Integrator and Differentiator ..... 325
- 12.17 Instrumentation Amplifier ..... 327
- 12.18 Log Amplifier ..... 329
- 12.19 Antilog or Exponential Amplifier ..... 331
- 12.20 Analog Multiplier IC's (Modulator) ..... 332
- 12.21 Analog Divider IC's (De-Modulator) ..... 332
- 12.22 Precision Diode ..... 332
- 12.23 Half-Wave Rectifier ..... 334
- 12.24 Full-Wave Rectifier ..... 335
- Objective Brain Teasers* ..... 336
- Conventional Brain Teasers* ..... 340

**CHAPTER 13****Signal Generators and  
Waveform Shaping Circuits ..... 345-385**

- 13.1 Introduction ..... 345
- 13.2 Oscillators ..... 345

13.3	The Phase-Shift Oscillator .....	348
13.4	Wien Bridge Oscillator.....	355
13.5	LC Oscillators .....	358
13.6	Crystal Oscillators .....	363
13.7	Comparison between LC Oscillators and Crystal Oscillators.....	365
13.8	Comparator .....	366
13.9	Zero-Crossing Detector .....	367
13.10	Sample-and-Hold Circuits.....	369
13.11	Basic Inverting Schmitt Trigger.....	370
13.12	Schmitt Trigger Oscillator .....	372
13.13	Monostable Multivibrator.....	374
13.14	The 555 Circuit .....	375
	<i>Objective Brain Teasers</i> .....	383

**CHAPTER 14****Active Filters and VCO ..... 386-419**

14.1	Introduction.....	386
14.2	Classification of Active Filters .....	386
14.3	Butterworth Filter .....	388
14.4	Band Pass Filters .....	393
14.5	Band Stop Filter .....	397
14.6	All Pass Filter .....	399
14.7	Sallen-Key (VCVs) Filters .....	405
14.8	Voltage-Controlled Oscillators.....	414
14.9	Mathematical Model of VCOs.....	416



# ANALOG ELECTRONICS

## Introduction to Analog Electronics

After studying the basic electronic devices and their characteristics, now we shall deal with more complex analog circuits, of which amplifiers is a very significant category. We shall start our analysis with applications of diode, a very fundamental component, in various circuit configurations such as clipper, clamper, regulator etc. Further, we shall proceed to applications of BJT and FET, particularly as an amplifier.

The other complex analog circuits, including circuits that form operational amplifiers, are also part of this book. These circuits are composed of fundamental configurations, such as differential amplifier, constant-current source, active load, and output stage, all of which have been discussed in detail.

The major emphasis throughout the book is on developing the reader's understanding for analyzing and designing various fundamental circuits, which are always an integral part of various competitive examinations. Throughout the book, a very sequential and comprehensive approach has been used, so that a beginner can also utilize the book in very efficient manner.

# Prelude to Analog Electronics

## ELECTRONICS

Electronics is defined as the science of motion of charges in a gas, vacuum, or semiconductor. Note that the charge motion in a metal is excluded from this definition.

This definition was used early in the 20<sup>th</sup> century to separate the field of electrical engineering, which dealt with motors, generators, and wire communications, from the new field of electronic engineering, which at that time dealt with the vacuum tubes.

## ANALOG AND DIGITAL SIGNALS

- The voltage signal shown graphically in Figure (a) is called an analog signal. The magnitude of an analog signal may have any value ; that is, the amplitude may vary continuously with respect to time. Electronic circuits that process such signals are called analog circuits.
- An alternative signal is at one of two distinct levels and is called a digital signal (shown in figure (b)). Because the digital signal has discrete values, it is said to be quantized. Electronic circuits that process digital signals are called digital circuits.




Figure (a)




Figure (b)

### Advantages of Analog Circuits

- Majority of signals in the “real world” are analog; so these signals can be directly processed in analog circuits whereas digital processing requires analog to digital and digital to analog conversion.
- Analog circuits can be designed to operate even at higher power levels.

### Disadvantages of Analog Circuits

- Loss of information due to effect of noise is more.
- Lower quality signals than digital signals.

### Advantages of Digital Circuits

- In digital circuits effect of noise is less.
- Digital data can be stored.
- Digital circuits can be programmed.

### Disadvantages of Digital Circuits

- Expensive.
- Operate on digital signals only.
- High operational power is required.





# Semiconductor Physics

## 1.1 CONDUCTOR, SEMICONDUCTOR AND INSULATOR




Figure : Simplified energy band diagrams of (a) insulator (b) semiconductor (c) conductor

### 1.1.1 Insulators

- An insulating material has an energy band diagram as shown in fig. (a).
- It has a very wide forbidden-energy gap ( $\approx 6 \text{ eV}$ ) separating the filled valence band from the vacant conduction band. Because of this, it is practically impossible for an electron in the valence band to jump the gap, reach the conduction band.
- At room temperature, an insulator does not conduct. However, it may conduct if its temperature is very high or if a high voltage is applied across it. This is termed as the **breakdown of the insulator**.
- **Example:** diamond.

### 1.1.2 Semiconductors

- A semiconductor has an energy-band gap as shown in fig. (b).
- At  $0^\circ\text{K}$  semiconductor materials have the same structure as insulators except the difference in the size of the band gap  $E_G$ , which is much smaller in semiconductors ( $E_G \approx 1 \text{ eV}$ ) than in insulators.
- The relatively small band gaps of semiconductors allow for excitation of electrons from the lower (valence) band to the upper (conduction) band by reasonable amount of thermal or optical energy.
- The difference between semiconductors and insulators is that the conductivity of semiconductors can increase greatly by thermal or optical energy.
- **Example:** Ge and Si.

### 1.1.3 Metals

- There is no forbidden energy gap between the valence and conduction bands. The two bands actually overlap as shown in Fig. (c).
- Without supplying any additional energy such as heat or light, a metal already contains a large number of free electrons and that is why it works as a good conductor.
- **Example:** Al, Cu etc.



#### REMEMBER

Conduction band electrons can move along sea of atoms present in the specimen under consideration while the valence band electrons (restrained electrons) are bound to parent atom. These conduction band electrons are known as **free electrons**.



#### NOTE

Since the band-gap energy of a crystal is a function of interatomic spacing, it is not surprising that  $E_G$  depends somewhat on temperature. It has been determined experimentally that  $E_G$  for silicon decrease with temperature at the rate of  $3.60 \times 10^{-4} \text{ eV/}^\circ\text{K}$ . Hence, for silicon,

$$E_G(T) = 1.21 - 3.60 \times 10^{-4} T$$

and at room temperature ( $300^\circ\text{K}$ ),  $E_G = 1.1 \text{ eV}$

Similarly, for germanium,  $E_G(T) = 0.785 - 2.23 \times 10^{-4} T$

and at room temperature,  $E_G = 0.72 \text{ eV}$

### 1.1.4 Semiconductor Materials: Ge, Si and GaAs

**Semiconductors:** A semiconductor has an energy-band gap as discussed before. At  $0^\circ\text{K}$  semiconductor materials have the same structure as insulators except the difference in the size of the band gap  $E_G$ , which is much smaller in semiconductors ( $E_G \approx 1 \text{ eV}$ ) than in insulators.

The relatively small band gaps of semiconductors allow for excitation of electrons from the lower (valence) band to the upper (conduction) band by reasonable amount of thermal or optical energy. The difference between semiconductors and insulators is that the conductivity of semiconductors can increase greatly by thermal or optical energy. **Example:** Ge and Si


**Semiconductors are a special class of elements having a conductivity between that of a good conductor and that of an insulator.**

Single crystal and compound crystal semiconductor are two classifications of semiconductor depending upon number of constitutional elements. Examples of single crystal semiconductors are germanium (Ge) and silicon (Si) whereas compound semiconductors are gallium arsenide (GaAs), cadmium sulphide (CdS), gallium nitride (GaN) and gallium arsenide phosphide (GaAsP) etc.

#### Intrinsic Materials and Covalent Bonding

Semiconductor in its purest form (without any impurity) is known as **intrinsic semiconductor**.

An intrinsic semiconductor (such as pure Ge or Si), has only four electrons in the outermost orbit of its atoms. When atoms bond together to form molecules of matter, each atom attempts to acquire eight electrons in its outermost shell. This is done by sharing one electron from each of the four neighbouring atoms. This sharing of electrons in semiconductors is known as **covalent bonding**. Figure below shows covalent bonding of the silicon atom.




**Figure :** Covalent bonding of the silicon atom

**1.8 POTENTIAL VARIATION IN A OPEN CIRCUIT SEMICONDUCTOR BAR**

As,  $J = 0$

or,  $J_{Pdrift} + J_{Pdiffusion} = 0$

$$pq\mu_p E - qD_p \frac{dp}{dx} = 0$$



$$E = \left( \frac{D_p}{\mu_p} \right) \cdot \frac{1}{P} \cdot \frac{dP}{dx} = -\frac{dv}{dx} = V_T \cdot \frac{1}{P} \cdot \frac{dP}{dx}$$

$$-\int_{V_1}^{V_2} dv = V_T \int_{P_1}^{P_2} \frac{1}{P} \cdot dP$$

$$V_2 - V_1 = V_T (-\ln P)_{P_1}^{P_2}$$

$$V_{21} = V_T \ln \left( \frac{P_1}{P_2} \right)$$

$$P_1 = P_2 e^{\frac{V_{21}}{V_T}}$$

or

$$P_2 = P_1 e^{-\frac{V_{21}}{V_T}}$$



**OBJECTIVE BRAIN TEASERS**

- Q.1** A semiconductor is irradiated with light such that carriers are uniformly generated throughout its volume. The semiconductor is n-type with  $N_D = 10^{19}/\text{cm}^3$ . If the excess electron concentration in the steady state is  $\Delta n = 10^{15}/\text{cm}^3$  and if  $\tau_p = 10 \mu\text{sec}$ . (minority carries life time) the generation rate due to irradiation
- (a) is  $10^{20}$  e-h pairs/ $\text{cm}^3/\text{s}$
  - (b) is  $10^{24}$  e-h pairs/ $\text{cm}^3/\text{s}$
  - (c) is  $10^{10}$  e-h pairs/ $\text{cm}^3/\text{s}$
  - (d) cannot be determined, the given data is insufficient
- Q.2** The intrinsic concentration in a semiconductor at  $300^\circ\text{K}$  is  $10^{13} \text{ cm}^{-3}$ . When it is doped with donor type impurities, the majority carrier concentration becomes  $10^{17} \text{ cm}^{-3}$ . What is the value of its minority carrier density?

- (a)  $0.999 \times 10^{17} \text{ cm}^{-3}$
- (b)  $10^{17} \text{ cm}^{-3}$
- (c)  $10^4 \text{ cm}^{-3}$
- (d)  $10^9 \text{ cm}^{-3}$

- Q.3** A Silicon sample A is doped with  $10^{18} \text{ atoms}/\text{cm}^3$  of Boron. Another sample B of identical dimensions is doped with  $10^{18} \text{ atoms}/\text{cm}^3$  of Phosphorus. The ratio of electron to hole mobility is 3. The ratio of conductivity of the sample A to B is
- (a) 3
  - (b) 1/3
  - (b) 2/3
  - (d) 3/2
- Q.4** The concentration of minority carriers in an extrinsic semiconductor under equilibrium is
- (a) directly proportional to the doping concentration
  - (b) inversely proportional to the doping concentration

- (c) directly proportional to the intrinsic concentration  
(d) inversely proportional to the intrinsic concentration

**Q.5** Under low level injection assumption, the injected minority carrier current for an extrinsic semiconductor is essentially the

- (a) diffusion current  
(b) drift current  
(c) recombination current  
(d) induced current

**Q.6** A heavily doped n-typed semiconductor has the following data:

Hole-electron mobility ratio : 0.4

Doping concentration :  $4.2 \times 10^8$  atoms/m<sup>3</sup>

Intrinsic concentration :  $1.5 \times 10^4$  atoms/m<sup>3</sup>

The ratio of conductance of the n-type semiconductor to that of the intrinsic semiconductor of same material and at the same temperature is given by

- (a) 0.00005                      (b) 2,000  
(c) 10,000                        (d) 20,000

**Q.7** The electron and hole concentrations in an intrinsic semiconductor are  $n_i$  per cm<sup>3</sup> at 300 K. Now, if acceptor impurities are introduced with a concentration of  $N_A$  per cm<sup>3</sup> (where  $N_A \gg n_i$ ) the electron concentration per cm<sup>3</sup> at 300 K will be

- (a)  $n_i$                               (b)  $n_i + N_A$   
(c)  $N_A - n_i$                       (d)  $\frac{n_i^2}{N_A}$

**Q.8** The ratio of the mobility to the diffusion coefficient in a semiconductor has the unit

- (a)  $V^{-1}$                               (b)  $\text{cm} \times V^{-1}$   
(c)  $V \times \text{cm}^{-1}$                       (d)  $V \times s$

**Q.9** Drift current in semiconductors depends upon

- (a) only the electric field  
(b) only the carrier concentration gradient  
(c) both the electric field and the carrier concentration  
(d) both the electric field and the carrier concentration gradient

## ANSWER KEY

1. (a)    2. (d)    3. (b)    4. (b)    5. (a)  
6. (d)    7. (d)    8. (a)    9. (c)

## HINTS &amp; EXPLANATIONS

**1. (a)**

$10^{20}$  e-h pairs/cm<sub>3</sub>/s

Given that,  $\Delta n = 10^{15}/\text{cm}^3$

$$\tau_p = 10 \mu\text{sec} = 10 \times 10^{-6} \text{ sec.}$$

$$\begin{aligned} \text{Generation rate} &= \frac{\Delta n}{\tau_p} = \frac{10^{15}}{10 \times 10^{-6}} \\ &= 10^{20} \text{ e-h pairs/cm}^3/\text{s} \end{aligned}$$

**2. (d)**

Donor type impurity  $\Rightarrow$  n-type semiconductor

$\therefore$  Minority carrier density;

$$p = \frac{n_i^2}{n} = \frac{(10^{13})^2}{10^{17}} = 10^9 \text{ cm}^{-3} [\because np = n_i^2]$$

**3. (b)**

$$\sigma_n = nq\mu_n$$

$$\frac{\sigma_p}{\sigma_n} = \frac{\mu_p}{\mu_n} = \frac{1}{3}$$

**4. (b)**

$$np = n_i^2$$

$$n_i = \text{constant}$$

For n-type p is minority carrier concentration

$$p = \frac{n_i^2}{n}; \quad p \propto \frac{1}{n}$$

**6. (d)**

For n-type semiconductor,  $\sigma_n = nq\mu_n$

For intrinsic semiconductor,

$$\sigma_i = n_i q (\mu_n + \mu_p)$$

$$\frac{\sigma_n}{\sigma_i} = \frac{n\mu_n}{n_i(\mu_n + \mu_p)}$$

$$= \frac{4.2 \times 10^8 \times \mu_n}{1.5 \times 10^4 \times \mu_n \left(1 + \frac{\mu_p}{\mu_n}\right)}$$

$$= \frac{4.2 \times 10^8}{1.5 \times 10^4 \times 1.4} = 2 \times 10^4$$

**7. (d)**

By the law of electrical neutrality

$$p + N_D = n + N_A \quad \text{as } N_D = 0$$

$$N_A \gg n_i \cong 0 \quad p = N_A$$

Using mass action law  $np = n_i^2$

So, 
$$n = \frac{n_i^2}{p} = \frac{n_i^2}{N_A}$$

**8. (a)**

$$\frac{D}{\mu} = V_T \Rightarrow \frac{\mu}{D} = \frac{1}{V_T} \Rightarrow \text{units : } V^{-1}$$

**9. (c)**

$$J = n e v_d$$

Put,  $v_d = \mu E$

$\therefore J = n e \mu E$

Hence,  $I = n e \mu EA$

So,  $I$  depends upon carrier concentration and electric field.



## CONVENTIONAL BRAIN TEASERS

**Q.1** A hypothetical semiconductor has an intrinsic carrier concentration of  $1.0 \times 10^{10}/\text{cm}^3$  at 300 K, it has conduction and valence band effective density of states  $N_C$  and  $N_V$ , both equal to  $10^{19}/\text{cm}^3$ .

- (i) What is the energy band gap,  $E_g$ ? Assume  $KT = 0.026$  eV.
- (ii) If the semiconductor is doped with  $N_D = 1 \times 10^{16}$  donors/ $\text{cm}^3$ , what are the equilibrium electron and hole concentrations at 300 K?
- (iii) If the same piece of semiconductor, already having  $N_D = 1 \times 10^{16}$  donor/ $\text{cm}^3$ , is also doped with  $N_A = 2 \times 10^{16}$  acceptors/ $\text{cm}^3$ , what are the new equilibrium electron and hole concentrations at 300 K?
- (iv) Consistent with your answer to part (iii), what is the Fermi level position with respect to the intrinsic fermi level,  $E_F - E_i$ ?

**1. (Sol.)**

Given, intrinsic carrier concentration,  $n_i = 1.0 \times 10^{10}/\text{cm}^3$ ; Temperature,  $T = 300$  K  
 effective density of states in conduction band,  $N_C = 10^{19}/\text{cm}^3$ ,  
 effective density of states in valence band,  $N_V = 10^{19}/\text{cm}^3$

- (i) We know that,  
 intrinsic carrier concentration,

$$n_i = \sqrt{N_V \times N_C} e^{-E_g/2KT}$$

$$10^{10} = \sqrt{10^{19} \times 10^{19}} e^{-E_g/2 \times 0.026} = 10^{19} e^{-E_g/2 \times 0.026}$$

$$10^{-9} = e^{-E_g/2 \times 0.026}$$

by taking 'ln' on both sides

$$\ln(10^{-9}) = \frac{-E_g}{2 \times 0.026} \Rightarrow -20.723 = \frac{-E_g}{2 \times 0.026}$$

$$\therefore E_g \approx 1.08 \text{ eV}$$


# Semiconductor Diode

## Introduction

If we join a piece of p-type material to a piece of n-type material **such that the crystal structure remains continuous at the boundary**, a pn-junction is formed. Such a pn-junction makes a very useful device. It is called a **semiconductor (or crystal) diode**. These pn-junctions are fundamental to the performance of functions such as rectification, amplification, switching, and other applications in electronic circuit. In this chapter we shall discuss all the properties related with pn-junction. With the background provided in this chapter on junction properties, we can then discuss specific devices in later chapters.

## 2.1 REPRESENTATION FOR n-TYPE AND p-TYPE SEMICONDUCTORS

n-type semiconductor is also called donor i.e. the impurity atom will be donating one electron and it becomes a positive ion. The positive ion is also called donor ion.




**Figure :** (a) n-type material, (b) p-type material

p-type semiconductor is also called acceptor, i.e., the impurity will be receiving one electron to complete its covalent bonding and it becomes a negative ion. The negative ion is also called acceptor ion.

## 2.2 p-n JUNCTION THEORY

Below figure shows a pn-junction just immediately it is formed. Note that it is a single crystal. Its left half is p-type and right half is n-type.



Note that no external voltage has been connected to the pn-junction of above figure. As soon as pn-junction is formed the following processes are initiated:

- Holes from the p-region diffuse into the n-region. They then combine with the free electrons in the n-region.
- Free electrons from the n-region diffuse into the p-region. These electrons combine with the holes.
- The diffusion of holes and electrons takes place because there is a difference in their concentrations in the two regions.
- After a few recombinations of holes and electrons in the immediate neighborhood of the junction, a restraining force is setup automatically. This force is called a barrier. Further diffusion of holes and electrons is stopped by this barrier.
- The region containing uncompensated acceptor and donor ions is called depletion region. That is, there is a depletion of mobile charges (holes and free electrons) in this region. Since this region has immobile (fixed) ions which are electrically charged, it is also referred to as the space charge region. It is also known as transition region. The thickness of this region is of the order of wavelength of visible light (0.5 mm).



### OBJECTIVE BRAIN TEASERS

- Q.1** The diffusion capacitance of a p-n junction
- decreases with increasing current and increasing temperature.
  - decreases with decreasing current and increasing temperature.
  - increases with increasing current and increasing temperature.
  - does not depend on current and temperature
- Q.2** For a pn-junction match the type of breakdown with phenomenon
- Avalanche breakdown
  - Zener breakdown
  - Punch through
- Collision of carriers with crystal ions
  - Early effect
  - Rupture of covalent bond due to strong electric field.
- 1-B, 2-A, 3-C      (b) 1-C, 2-A, 3-B
  - 1-A, 2-B, 3-C      (d) 1-A, 2-C, 3-B
- Q.3** In a Zener diode
- only the P-region is heavily doped.
  - only the N-region is heavily doped.
  - both P and N-regions are heavily doped.
  - both P and P-regions are lightly doped.
- Q.4** In a junction diode
- the depletion capacitance increases with increase in the reverse bias.
  - the depletion capacitance decreases with increase in the reverse bias.
  - the depletion capacitance increases with increase in the forward bias.
  - the depletion capacitance is much higher than the depletion capacitance when it is forward biased.
- Q.5** The built-in potential (diffusion potential) in a p-n junction
- is equal to the difference in the Fermi-level of the two sides, expressed in volts.
  - increases with the increase in the doping levels of the two sides.
  - increases with the increase in temperature.
  - is equal to the average of the Fermi levels of the two sides.
- Q.6** The depletion capacitance,  $C_J$  of an abruptly p-n junction with constant doping on either side varies with R.B.  $V_R$  as
- $C_J \propto V_R$       (b)  $C_J \propto V_R^{-1}$
  - $C_J \propto V_R^{-1/2}$       (d)  $C_J \propto V_R^{-1/3}$
- Q.7** A Silicon PN junction at a temperature of 20°C has a reverse saturation current of 10 pico-Amperes (pA). The reverse saturation current at 40°C for the same bias is approximately
- 30 pA      (b) 40 pA
  - 50 pA      (d) 60 pA
- Q.8** In a  $p^+n$  junction diode under reverse bias, the magnitude of electric field is maximum at
- the edge of the depletion region on the p-side.
  - the edge of the depletion region on the n-side.
  - the  $p^+n$  junction.
  - the centre of the depletion region on the n-side.
- Q.9** Compared to a p-n junction with  $N_A = N_D = 10^{14}/\text{cm}^3$ , which one of the following statements is TRUE for a p-n junction with  $N_A = N_D = 10^{20}/\text{cm}^3$ ?
- Reverse breakdown voltage is lower and depletion capacitance is lower.
  - Reverse breakdown voltage is higher and depletion capacitance is lower.
  - Reverse breakdown voltage is lower and depletion capacitance is higher.
  - Reverse breakdown voltage is higher and depletion capacitance is higher.
- Q.10** A silicon PN junction is forward biased with a constant current at room temperature. When the temperature is increased by 10°C, the forward bias voltage across the PN junction



- (a) increases by 60 mV
- (b) decreases by 60 mV
- (c) increases by 25 mV
- (d) decreases by 25 mV

**ANSWER KEY**

1. (b)    2. (d)    3. (c)    4. (b)    5. (a, b)  
6. (c)    7. (b)    8. (c)    9. (c)    10. (d)

**HINTS & EXPLANATIONS**

**1. (b)**

Decreases with decreasing current and increasing temperature.

$$\text{Diffusion capacitance} = C_D = \tau g = \frac{\tau}{r}$$

$$r = \frac{\eta V_T}{I_f}$$

$$C_D = \frac{\tau I_f}{\eta V_T} = \frac{\tau I_f}{\eta kT}$$

$$C_D \propto I_f$$

$$C_D \propto \frac{1}{T}$$

**2. (d)**

1-A, 2-C, 3-B

Avalanche breakdown → Collision of carriers with crystal ions.

Zener breakdown → Rupture of covalent bond due to strong electric field.

Punch through → Early effect.

**3. (c)**

Both P and N-regions are heavily doped.

In a Zener diode P and N both the regions are heavily doped.

Doping level of Zener diode is 1 : 10<sup>5</sup>.

**4. (b)**

The depletion capacitance decreases with increase in the reverse bias.

Depletion width =  $W$

$$\begin{aligned} W &\propto \sqrt{V_{RB}} \\ W &\propto \sqrt{\text{Reverse bias voltage}} \end{aligned}$$

$$\text{Capacitance} = C = \frac{A\xi}{W}$$

$$C \propto \frac{1}{W}$$

$$C \propto \frac{1}{\sqrt{\text{Reverse bias voltage}}}$$

**5. (a, b)**

Increases with the increase in the doping levels of the two sides.

Built in potential or diffusion potential across a p-n junction diode.

$$V_0 = KT \ln \left( \frac{N_A N_D}{n_i^2} \right)$$

$$\text{So, } V_0 \propto n_i^2$$

$$V_0 \propto N_A \cdot N_D$$

So, option (a) and option (b) both are correct.

**6. (c)**

$$C_j \propto V_R^{-1/2}$$

The depletion layer capacitance of a diode is given

$$C_T \propto V^{-n}$$

$$n = \frac{1}{2} \text{ for step graded or abrupt p-n junction}$$

$$C_T \propto V_R^{-1/2}$$

**10. (d)**

$$\frac{dV}{dT} = -2.5 \text{ mV}/^\circ\text{C}$$

For 10°C voltage across pn-junction will decrease by 25 mV.

