POSTAL BOOK PACKAGE 2024

ELECTRONICS ENGINEERING

CONVENTIONAL Practice Sets

CONTENTS

ADVANCED ELECTRONICS

1 CHAPTER
Introduction to VLSI Technology

Q.1 Compare the merits and demerits of CMOS integrated circuits vis-a-vis those of bipolar integrated circuit.

Solution:

	CMOS integrated circuit		Bipolar integrated circuit
1.	Power consumption is very low.	1.	Power consumption is relatively high.
2.	Packing density is very high.	2.	Packing density is comparatively low.
3.	Speed of operation is low compare to bipolar integrated circuit	3.	Speed of operation is relatively high.
4.	Noise margin is very high.	4.	Noise margin is high in one case in other case it is lower than that of CMOS integrated circuit.
5.	Fan out is very high.	5.	Fan out is relatively low.
6.	Frequency of operation is comparatively lower than that of bipolar integrated circuits.	6.	Frequency of operation can be high.
7.	Offers high input impedance, is excellent for constructing simple, low power logic gates.	7.	Input impedance is low therefore power consumption is relatively higher.

Q.2 Why do we use silicon in IC fabrication?

Solution:

- The fabrication of semiconductor devices has been based on the use of silicon as the premier semiconductor. Two other semiconductors, germanium (Ge) and gallium arsenide (GaAs), present special problems while silicon has certain specific advantages not available with the others.
- At 300°K silicon has a band gap of 1.12 eV, while germanium's band gap is 0.66 eV. Because of this small band gap, the intrinsic carrier density of germanium at $T = 300°K$ is about $2.5 \times 10^{13} cm^{-3}$. At temperatures of about 400°K, this density becomes $10^{15} cm^{-3}$, which is comparable to the lower range of doping densities used. This property limits its use to low temperature applications at less than 350°K.
- The other semiconductor of major interest is gallium arsenide. In spite of its attractive electrical properties, gallium arsenide crystals have a high density of crystal defects, which limits the performance of devices made from it.
- Silicon is an abundant element and occurs naturally in the form of sand. It can be refined using simple purification and crystal growth techniques. It also exhibits suitable physical properties for fabricating active devices with good electrical characteristics. In addition silicon can be easily oxidized to form an excellent insulator, (SiO_2) or glass.
- This native oxide is useful, for constructing capacitors and MOSFET's. It also serves as a diffusion barrier that masks against unwanted impurities from diffusing into the high purity silicon material. This masking property allows selective alternation of electrical properties in the silicon.

Q.3 How is electronic grade silicon crystal is obtained?

Solution:

Silicon is the most important semiconductor material used in electronic industry. It is found abundantly in nature in the form of silica and silicate (sand). The main raw material for growth of single silicon crystal is Electronic Grade Silicon (EGS), which is a polycrystalline material of high purity. The major impurities in EGS are boron, carbon and residual donors. To produce EGS, first Metallurgical Grade Silicon (MGS) is produced in a submerged-electrode arc furnace, which is charged with quartzite and carbon. Quartzite is relatively a pure form of sand (SiO_2). The overall reaction for producing MGS is

$$SiC\ (solid) + SiO_2\ (solid) \rightarrow Si\ (liquid) + SiO\ (gas) + CO\ (gas)$$

The drawn MGS is solidified at a purity of 98%. The next step is to crush the silicon and then react it with anhydrous hydrogen chloride to form trichlorsilane ($SiHCl_3$). The reaction is

$$Si\ (solid) + 3HCl\ (gas) \rightarrow SiHCl_3\ (gas) + H_2\ (gas) + heat$$

The reaction takes place in a fluidized bed at a temperature of 300°C to produce trichlorsilane in the presence of catalyst. Trichlorsilane is liquid at room temperature and it has many unwanted chlorides which can be removed by fractional distillation.

The EGS is prepared from purified $SiHCl_3$ in a chemical vapour deposition (CVD) process. The chemical reaction for EGS production is

$$2SiHCl_3\ (gas) + 2H_2\ (gas) \rightarrow 2Si\ (solid) + 6HCl\ (gas)$$

This reaction is also called **hydrogen reduction process.** An alternative method for producing EGS is pyrolysis of silane, which has lower production cost and less harmful reaction by-products. In this process, CVD reactor is operated at 900°C and supplied with silane instead of trichlorsilane. The pyrolysis reaction is

$$SiH_4\ (gas) + Heat \rightarrow Si\ (solid) + 2H_2\ (gas)$$

The EGS is in pure form of silicon but in the polycrystalline form. This polycrystalline silicon cannot be used for wafer manufacture. The next step is to grow a single silicon crystal which is usually done via the Czochralski (pronounced "Cha-krawl-ski") method.

Q.4 If a silicon dioxide (SiO_2) layer of thickness 100 nm is grown by thermal oxidation, what is the thickness of silicon (Si) being consumed? Derive the relation used. The molecular weight of Si is 28.1 g/mol, and the density of Si is 2.33 g/cm^3. The corresponding values for SiO_2 are 60.08 g/mol and 2.21 g/cm^3.

Solution:

The volume of 1 mol of silicon is,

$$\frac{\text{Molecular weight of Si}}{\text{Density of Si}} = \frac{28.1\,\text{g/mol}}{2.33\,\text{g/cm}^3} = 12.06\ \text{cm}^3/\text{mol}$$

The volume of 1 mol of silicon dioxide is,

$$\frac{\text{Molecular weight of } SiO_2}{\text{Density of } SiO_2} = \frac{60.08\,\text{g/mol}}{2.21\,\text{g/cm}^3} = 27.18\ \text{cm}^3/\text{mol}$$

Since 1 mol of silicon is converted to 1 mol of silicon dioxide,

$$\frac{\text{Thickness of Si} \times \text{area}}{\text{Thickness of } SiO_2 \times \text{area}} = \frac{\text{Volume of 1 mol of Si}}{\text{Volume of 1 mol of } SiO_2}$$

$$\frac{\text{Thickness of Si}}{\text{Thickness of } SiO_2} = \frac{12.06}{27.18} = 0.44$$

$$\text{Thickness of Si} = (0.44)\,(\text{Thickness of } SiO_2)$$

To grow a SiO_2 layer of 100 nm, the thickness of Si consumed will be,

$$\text{Thickness of Si} = (0.44)\,(100) = 44\ \text{nm}$$

Q.5 Explain briefly the float-zone crystal growth process with a neat diagram.

Solution:

The float-zone process can be used to grow silicon that has lower contaminations than that normally obtained from the Czochralski technique. A schematic setup of the float zone process is shown in the figure.



A high purity polycrystalline rod with a seed crystal at the bottom is held in a vertical position and rotated. The rod is enclosed in a quartz envelope within which an inert atmosphere (argon) is maintained.

During the operation, a small zone (a few centimeters in length) of the crystal is kept molten by a radio-frequency heater, which is moved from the seed upward so that this floating zone traverses the length of the rod. The molten silicon is retained by surface tension between the melting and growing solid-silicon faces. As the floating zone moves upward, a single-crystal silicon freezes at the zone's retreating end and grows as an extension of the seed crystal and the solidified region has the same orientation as the seed.

Materials with higher resistivities can be obtained from the float-zone process than from the Czochralski process because it can be used to purify the crystal more easily. The furnace is filled with an inert gas like argon to reduce gaseous impurities. Also, since no crucible is needed, it can be used to produce oxygen 'free' Si wafers.

At the present time, float-zone crystals are used mainly for high-power, high-voltage devices, where high-resistivity materials are required.

The difficulty is to extend this technique for large wafers, since the process produces large number of dislocations.

Q.6 Explain briefly the following process techniques involved in IC fabrication:

(i) Diffusion (ii) Ion implantation

Solution:

(i) **Diffusion:** Diffusion is the movement of impurity atoms in a semiconductor material at high temperatures. The driving force of diffusion is the concentration gradient. There is a wide range of diffusivities for various dopant species, which depend on how easy the respective dopant impurity can move through the material. Diffusion is applied to anneal the crystal defects after ion implantation or to introduce dopant atoms into silicon from a chemical vapour source. In the lateral case the diffusion time and temperature determine the depth of dopant penetration. But diffusion can also be an unwanted parasitic effect, because it takes place during all high temperature process steps.

The biggest limitation of thermal diffusion is that the process is isotropic, i.e. lateral diffusion cannot be avoided, though diffusion coefficients in different crystallographic directions might be different. Thus, an oxide window that serves as a mask to protect certain regions of the wafers can be ineffective due to lateral diffusion. This is especially important for doping small regions. Doping control is also difficult to achieve due to presence of concentration gradients. These gradients will change in subsequent annealing steps. Thus, there is a thermal budget associated with doping.

(ii) Ion implantation: Ion implantation is a relatively newer doping technique that operates close to room temperature. It is a physical process of doping, not based on a chemical reaction. It is the dominant technique to introduce dopant impurities into crystalline silicon. This is performed with an electric field which accelerates the ionized atoms or molecules so that these particles penetrate into the target material until they come to rest because of interactions with the silicon atoms.

Ion implantation is able to control exactly the distribution and dose of the dopants in silicon, because the penetration depth depends on the kinetic energy of the ions which is proportional to the electric field. The dopant dose can be controlled by varying the ion source. Since ion implantation takes place close to room temperature, it is compatible with conventional lithographic processes, so small regions can be doped. Also, since temperature is low, lateral diffusion is negligible.

Unfortunately, after ion implantation the crystal structure is damaged which implies worse electrical properties. Another problem is that the implanted dopants are electrically inactive, because they are situated on interstitial sites. Therefore after ion implantation a thermal process step is necessary which repairs the crystal damage and activates the dopants.

Q.7 A *p-n* junction is to be formed at a depth of 1 μm from the surface of an *n*-type Si substrate, which has a doping concentration of 10^{17} phosphorus atoms/cm^3. The junction is formed by a two-step diffusion of boron: the pre-deposition is solid-solubility limited at 1000°C and the drive-in is at 1100°C.

After the drive-in step, the surface concentration of boron is 5×10^{19} atoms/cm^3. Find out the appropriate diffusion times required for both the steps (pre-deposition and drive-in).

Assume the following data:

Diffusion constant for boron diffusion (D_0) = 10.5 cm^2/sec

The activation energy for boron diffusion (E_a) = 3.69 eV

The solid solubility limit of boron in silicon at 1000°C = 2×10^{20} atoms/cm^3

Solution:

Given data: Junction depth, $x_j = 1$ mm ; Doping concentration of substrate, $N_B = 10^{17}$/cm^3

Solid solubility limit of boron, $N_0 = 2 \times 10^{20}$/cm^3 ; Final surface concentration of boron, $N_S = 5 \times 10^{19}$/cm^3

Temperature used for pre-deposition, $T_1 = 1000 + 273$ K = 1273 K

Temperature used for drive-in, $T_2 = 1100 + 273$ K = 1373 K

Diffusion constant for boron, $D_0 = 10.5$ cm^2/sec

Activation energy for boron, $E_a = 3.69$ eV

Useful relations :

The concentration profile of the diffused atoms inside the substrate for pre-deposition process can be given as,

$$N(x, t) = N_0 \text{erfc}\left[\frac{x}{2\sqrt{Dt}}\right]$$

Where, erfc(t) = complementary error function, D = Diffusivity = $D_0 e^{-E_a/kT}$

t = process time used for diffusion and x = depth from the surface of the substrate

The concentration profile of the diffused atoms inside the substrate for drive-in process can be given as,

$$N(x, t) = \frac{Q_0}{\sqrt{\pi Dt}} e^{-x^2/4Dt} = N_S e^{-x^2/4Dt}$$

Where, Q_0 =Amount of solute per unit area present on the surface prior to drive-in

$$Q_0 = 2N_0\sqrt{\frac{D_1 t_1}{\pi}}$$

Here, D_1 = Diffusivity used in pre-deposition process and t_1 = process time of pre-deposition

After drive-in process, at junction depth (x_j), the concentration of solute (or diffused atoms) equals to the initial doping concentration of the substrate (or background concentration).

i.e., $\frac{Q_0}{\sqrt{\pi D_2 t_2}} e^{-(x_j^2/4D_2t_2)} = N_B$

Here, D_2 = Diffusivity used in drive-in process ; t_2 = process time of drive-in

Finding the values of D_1 and D_2:

For pre-deposition process,

$$D_1 = D_0 e^{-E_a/kT_1} = (10.5)e^{-\left(\frac{3.69}{8.62\times10^{-5}\times1273}\right)} = 2.6 \times 10^{-14} \text{ cm}^2/\text{sec}$$

For drive-in process, $D_2 = D_0 e^{-E_a/kT_2} = (10.5)e^{-\left(\frac{3.69}{8.62\times10^{-5}\times1373}\right)} = 3 \times 10^{-13} \text{ cm}^2/\text{sec}$

Finding the process time of drive-in (t_2):

For drive-in process,

$$N(x, t) = \frac{Q_0}{\sqrt{\pi D_2 t_2}} e^{-x^2/4D_2t_2} = N_S e^{-x^2/4D_2t_2}$$

At $x = x_j$, $N(x, t) = N_B$

So, $N_S e^{-x_j^2/4D_2t_2} = N_B$

$$\frac{x_j^2}{4D_2t_2} = \ln\left(\frac{N_S}{N_B}\right)$$

$$t_2 = \frac{x_j^2}{4D_2 \ln(N_S/N_B)} \quad \text{...(i)}$$

By substituting the values of x_j, D_2, N_S and N_B in equation (i), we get,

$$t_2 = \frac{(10^{-4})^2}{4\times3\times10^{-13}\times\ln\left(\frac{5\times10^{19}}{10^{17}}\right)} \text{ seconds}$$

$t_2 \approx$ 1341 seconds = 22 minutes 21 seconds

Finding the process time of pre-deposition (t_1):

First, by using the values of t_2 and N_S, we can calculate the value of Q_0 as follows,

$$N_S = \frac{Q_0}{\sqrt{\pi D_2 t_2}}$$

So, $Q_0 = N_S\sqrt{\pi D_2 t_2} = (5\times10^{19})\sqrt{\pi(3\times10^{-13})(1341)} \text{ / cm}^2$

$= 17.775 \times 10^{14} \text{ /cm}^2$

The value of Q_0 depends on pre-deposition process time, diffusivity, solid solubility limits as,

$$Q_0 = 2N_0\sqrt{\frac{D_1 t_1}{\pi}}$$

So, $$t_1 = \left(\frac{\pi}{D_1}\right)\left(\frac{Q_0}{2N_0}\right)^2 \quad \text{...(ii)}$$

By substituting the values of D_1, Q_0 and N_0 in equation (ii), we get,

$$t_1 = \frac{\pi}{(2.6\times10^{-14})}\left(\frac{17.775\times10^{14}}{2\times2\times10^{20}}\right)^2 \text{ seconds}$$

$\approx$ 2386 seconds = 39 minutes 46 seconds

So, the process times required for both pre-deposition and drive-in processes are as follows:

Process time of pre-deposition, t_1 = 2386 seconds

Process time of drive-in, t_2 = 1341 seconds