



# POSTAL BOOK PACKAGE 2024

## CONTENTS

---

### ELECTRICAL ENGINEERING

#### Objective Practice Sets

### Computer Fundamentals

1.	Memory Organization and IO Organization .....	2
2.	Data Representation .....	11
3.	Basic Computer Organization .....	15
4.	Central Processing Unit (CPU) .....	20
5.	Boolean Algebra .....	23
6.	Programming .....	29
7.	Operating System .....	35

# Memory Organization and IO Organization

- Q.1** More than one word are put in one cache block to
- Exploit the temporal locality of reference in a program.
  - Exploit the spatial locality of reference in a program.
  - Reduce the miss penalty.
  - None of the above
- Q.2** The access time of a word in a 4 MB main memory is 100 ns. The access time of a word in a 32 kB data cache memory is 10 ns. The average data cache hit ratio is 0.95. The effective memory access time is
- 9.5 ns
  - 15 ns
  - 20 ns
  - 50 ns
- Q.3** A memory system of size 128 K bits is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is
- 64
  - 4
  - 8
  - 16
- Q.4** A processor can support a maximum memory of 4 GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least
- 32 bits
  - 31 bits
  - 35 bits
  - 34 bits
- Q.5** For the daisy chain scheme of connecting I/O devices, which of the following statements is true?
- It gives non-uniform priority to various devices.
  - It gives uniform priority to all devices.
  - It is only useful for connecting slow devices to a processor.
  - It requires a separate interrupt pin on the processor for each device.
- Q.6** The main memory of a computer has 2 cm blocks while the cache has 2 c blocks. If the cache uses the set associative mapping scheme with 2 blocks per set, then block k of the main memory maps to the set
- $(k \bmod m)$  of the cache
  - $(k \bmod c)$  of the cache
  - $(k \bmod 2c)$  of the cache
  - $(k \bmod 2cm)$  of the cache
- Q.7** When an interrupt occurs, an operating system
- ignores the interrupt
  - always changes state of interrupted process after processing the interrupt
  - always resumes execution of interrupted process after processing the interrupt
  - may change state of interrupted process to 'blocked' and schedule another process
- Q.8** A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first accesses 100 distinct pages in some order and then accesses the same 100 pages but now in the reverse order. How many page faults will occur?
- 196
  - 192
  - 197
  - 195
- Q.9** If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?
- Width of tag comparator
  - Width of set index decoder
  - Width of way selection multiplexor
  - Width of processor to main memory data bus
- Q.10** According to temporal locality, processes are likely to reference pages that
- have been referenced recently.
  - are located at address near recently referenced pages in memory.
  - have been preloaded in memory.
  - None of these

- Q.11** A system which has a lot of crashes, data should be written to the disk, using  
(a) Write – through  
(b) Write – back  
(c) Any one from (a) and (b)  
(d) Some other techniques are required and none of the above can do this.
- Q.12** The principle of locality justifies the use of  
(a) Interrupts (b) Threads  
(c) DMA (d) Cache Memory
- Q.13** Consider a system with 2 level cache. Access times of level 1 cache, level 2 cache and main memory are 1 ns, 10 ns and 500 ns respectively. The hit rates of level 1 and level 2 caches are 0.8 and 0.9 respectively. What is the average access time of the system ignoring the search time within the cache?  
(a) 13.0 (b) 12.8  
(c) 12.6 (d) 12.4
- Q.14** Consider a memory system with the following parameters :  
 $T_c$  = Cache Access Time  
= 100 ns  
 $T_m$  = Main Memory Access Time  
= 1200 ns  
If we would like to have effective (average) memory access time to be or more than 20% higher than cache access time, the hit ratio for the cache must at least be :  
(a) 80% (b) 90%  
(c) 98% (d) 99%
- Q.15** A disc drive has an average seek time of 10 ms, 32 sectors on each track and 512 bytes per sector. If the average time to read 8 kbytes of continuously stored data is 20 ms, what is the rotational speed of the disc drive?  
(a) 3600 rpm (b) 6000 rpm  
(c) 3000 rpm (d) 2400 rpm
- Q.16** In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is  
(a) Non-maskable and non-vectored  
(b) Maskable and non-vectored  
(c) Non-maskable and vectored  
(d) Maskable and vectored
- Q.17** The access time of a cache memory is 100 ns and that of main memory is 1  $\mu$ s. 80% of the memory requests are for read and others are for write. Hit ratio for read only accesses is 0.9. A write through procedure is used. The average access time of the system for both read and write requests is  
(a) 200 ns (b) 360 ns  
(c) 720 ns (d) 1100 ns
- Q.18** A computer system has a 4 K word cache organized in block-set associative manner with 4 blocks per set, 64 words per block. The numbers of bits in the SET and WORD fields of the main memory address formula are respectively  
(a) 15 and 4 (b) 6 and 4  
(c) 7 and 2 (d) 4 and 6
- Q.19** Which of the following requires a device driver?  
(a) Register (b) Cache  
(c) Main memory (d) Disk
- Q.20** A disk pack contains 6 disks. Data can be read/written from both the surfaces of the disk. There are 200 tracks on each disk surface, each track is divided into 50 sectors and each sector contains 512 B. What is the total storage capacity of the disk pack (in bytes)?  
(a)  $512 \times 50 \times 200 \times 12$   
(b)  $512 \times 50 \times 200 \times 20$   
(c)  $512 \times 50 \times 200 \times 6$   
(d)  $\frac{512 \times 50 \times 200 \times 6}{2}$
- Q.21** Which of the following semiconductor memory is used for cache memory?  
(a) SRAM (b) DRAM  
(c) ROM (d) PROM
- Q.22** In a cache with 64-byte cache lines, how many bits are used to determine which byte within a cache line an address points to?  
(a) 16 (b) 8  
(c) 6 (d) 3
- Q.23** Consider a system that uses interrupt driven I/O for a particular device which has an average data transfer rate of 8 kbps. The processing of the interrupt which includes the time to jump to ISR, its execution and returning to the main program is 100  $\mu$ s. What fraction of processor time consume by the device, if the device interrupts for every 1 byte (in %)?

- (a) 80 (b) 40  
(c) 20 (d) 100

**Q.24** The write through procedure is used

- (a) To write on the memory directly.  
(b) To write and read from memory simultaneously.  
(c) To write directly on the memory and cache whenever a hit occurs on a cache.  
(d) None of the above.

**Q.25** The fastest data access is provided using

- (a) Caches (b) DRAM's  
(c) SRAM's (d) Registers

**Q.26** Consider the following statements:

1. The processor interrupts the program currently being executed.
2. The action requested by the interrupt is performed by the ISR.
3. Interrupts are enabled and execution of the interrupted program is resumed.
4. The device raises an interrupt request.
5. The device is informed that its request has been recognized and in response, it deactivates the interrupt request signal.

Arrange the above statements meaningfully, then what should be the sequence?

- (a) 4, 5, 1, 2, 3 (b) 4, 1, 5, 2, 3  
(c) 2, 4, 5, 1, 3 (d) 4, 5, 1, 3, 2

**Q.27** Consider cache memory with hit ratio for read and write as 70% and 80%. Access time of a cache memory is 50 ns/word and main memory access time is 200 ns/word. When there is a miss operation then 4 words block is transferred from main memory to cache memory. Suppose system generated 30% write request and 70% read request. Find efficiency (in million words per) for a write through cache.

- (a) 2.3 (b) 3.3  
(c) 4.3 (d) 5.3

**Q.28** The minimum time delay between the initiations of two independent memory operations is called

- (a) Access Time (b) Cycle Time  
(c) Transfer Time (d) Latency Time

**Q.29** Which of the following statement(s) is/are true?

**Statement 1 :** The main advantage of direct mapping is that the cache hit ratio increases drastically if two or more frequently used blocks map onto same region.

**Statement 2 :** For two-level memory hierarchy cache and main memory, WRITE THROUGH results in more write cycles to main memory than WRITE BACK.

- (a) Only S1 (b) Only S2  
(c) Only S1 and S2 (d) None of these

**Q.30** A dynamic RAM has a memory cycle time of 64 nsec. It has to be refreshed 100 times per msec and each refresh takes 100 nsec. What percentage of the memory cycle time is used for refreshing?

- (a) 10 (b) 6.4  
(c) 1 (d) 0.64

**Q.31** A cache contains  $n$  blocks and main memory contains  $m$  blocks. If  $k$ -way set associative mapping is used then what will be number of TAG bits.

- (a)  $\log_2 \frac{mk}{n}$  (b)  $\log_2 \frac{m}{n}$   
(c)  $\log_2 \frac{nk}{m}$  (d)  $\log_2 \frac{mn}{k}$

**Q.32** Which of the following statements are true?

1. Update bit is used in the write back cache to indicate the cache updation.
  2. In hierarchical memory access organization CPU perform read and write operation on only level 1 memory.
  3. In simultaneous memory access organization CPU perform read and write operation on any level of memory.
- (a) 1 and 2 only (b) 1 and 3 only  
(c) 2 and 3 only (d) 1, 2 and 3 only

**Q.33** Which of the following is true?

- (a) In write through protocol, cache location and main memory location are updated simultaneously.  
(b) In write back protocol, cache location and main memory location are updated simultaneously.  
(c) Modified or dirty bits are used by write through protocol.  
(d) None of these

**Q.34** In a vectored interrupt :

- (a) the interrupting device supplies the branch information to the processor through an interrupt vector.  
(b) the CPU does not know, which device cause the interrupt without polling each I/O interface.


**Statement (II):** Associative memory searches by content and not by accessing of address.

An interrupt is a signal from a device attached to a computer or from a program within the computer

that causes the main program that operates the computer to stop and figure out what to do next. After the interrupt signal is sensed, it may change state of interrupted process to 'blocked' and schedule another process.


**8. (a)**

FIFO policy for page replacement used.  
Access 100 distinct pages by taking some example: 2 3 4 5 6 7 8 9  
So by loading it get



and now access these page in reverse so

9 8 7 6      5 4 3 2  
So no page fault for these      page fault for these



So, total = 4 + 4 + 4 = 12 page fault  
For 8 pages =  $2 \times 8 - 4 = 12$   
So, for n pages =  $2n - 4$   
So, for 100 pages =  $2 \times (100) - 4 = 196$

**9. (d)**

Assume,

Tag	Set	Word
12	8	4

Here k = 4

⇓ when associativity doubled

Tag	Set	Word
13	7	4

- Since, tag bits have been changed thus width of a Tag comparator changes.
- Since, width of set bits changed thus width of a set index decoder.
- Width of multiplexor change since k changes.

**10. (a)**

Temporal locality says that recently executed instruction is likely to be executed very soon.


**11. (a)**

System which has lot of crashes, data should be written to the disk as soon as possible thus, write through cache is preferable.

**12. (d)**

Principle of locality states that many instruction in localized areas of the programs are executed repeatedly during short time period and the remainder of the program is accessed relatively less frequently. This is where use of cache comes into existence.

**13. (a)**



$$T_{avg} = 0.8 \times 1 + 0.2 \times 0.9 \times (1 + 10) + 0.2 \times 0.1 \times 511$$

$$= 0.8 + 1.98 + 10.22$$

$$= 13 \text{ ns}$$

**14. (b)**

$$T \geq 1.2 T_c = 120$$

$$T = H.T_c + (1 - H)(T_m)$$

$$T = H.100 + (1 - H)(1200)$$

$$T = 100H + 1300 - 1200H$$

$$T = 1200 - 1200H \geq 120$$

$$1200H = 1200 - (120)$$

$$H = \frac{1200 - (120)}{1200} = \frac{1080}{1200}$$

$$H = 1 - 0.1 = 0.9$$

Hit Ratio = 90%

**15. (b)**

Average access time  
= avg. seek time + avg. rotational latency  
+ avg. transfer time

$$\text{Here, for 1 round} = \frac{60 \text{ sec}}{n} = \frac{60,000}{n} \text{ msec}$$

$$\therefore \text{Average rotational latency} = \frac{60,000}{2n}$$

$$\text{Also : } 32 \times 512 \text{ bytes} = 1 \text{ track} = \frac{60,000}{n} \text{ msec}$$